



COPY OF PAPERS
ORIGINALLY FILED

Docket No. 1303.026US1
WD # 448058

Micron Ref. No. 01-0516

Clean Version of Pending Claims

HIGHLY RELIABLE AMORPHOUS HIGH-K GATE OXIDE ZrO₂

Applicant: Kie Y. Ahn et al.

Serial No.: 09/945,535

Claims 1-37 and 51-56, as of September 5, 2002 (date response to first office action filed).

- Sub C1
B1
1. (Amended) A method of forming a gate oxide on a transistor body region, comprising:
evaporation depositing a metal layer on the body region using a substantially thermal process, the metal being chosen from the group IVB elements of the periodic table; and
oxidizing the metal layer to form a metal oxide layer on the body region.
 2. The method of claim 1, wherein evaporation depositing the metal layer includes evaporation depositing a zirconium layer.
 3. The method of claim 1, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.
 - Sub C2
4. The method of claim 3, wherein electron beam evaporation depositing the metal layer includes electron beam evaporation of a 99.9999% pure metal target material.
 5. The method of claim 1, wherein evaporation depositing the metal layer includes evaporation depositing at an approximate substrate temperature range of 150 - 400 °C.
 6. The method of claim 1, wherein oxidizing the metal layer includes oxidizing at a temperature of approximately 400 °C.
 7. The method of claim 1, wherein oxidizing the metal layer includes oxidizing with atomic oxygen.

- Sub
C2
Cont
8. The method of claim 1, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O₂) mixed plasma process.
- 9.(Amended) A method of forming a gate oxide on a transistor body region, comprising:
evaporation depositing a metal layer on the body region using a substantially thermal process, the metal being chosen from the group IVB elements of the periodic table; and
oxidizing the metal layer using a krypton(Kr)/oxygen (O₂) mixed plasma process to form a metal oxide layer on the body region.
- B1
10. The method of claim 9, wherein evaporation depositing the metal layer includes evaporation depositing a zirconium layer.
11. The method of claim 9, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.
- Sub
C3
12. The method of claim 11, wherein electron beam evaporation depositing the metal layer includes electron beam evaporation of a 99.9999% pure metal target material.
13. The method of claim 9, wherein evaporation depositing the metal layer includes evaporation depositing at an approximate substrate temperature range of 150 - 400 °C.
14. (Amended) A method of forming a transistor, comprising:
forming first and second source/drain regions;
forming a body region between the first and second source/drain regions;
evaporation depositing a metal layer on the body region using a substantially thermal

Sub C3 cont
process, the metal being chosen from the group IVB elements of the periodic table;
oxidizing the metal layer to form a metal oxide layer on the body region; and
coupling a gate to the metal oxide layer.

15. The method of claim 14, wherein evaporation depositing the metal layer includes evaporation depositing a zirconium layer.

BT Sub C4
16. The method of claim 14, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.

17. The method of claim 16, wherein electron beam evaporation depositing the metal layer includes electron beam evaporation of a 99.9999% pure metal target material.

18. The method of claim 14, wherein evaporation depositing the metal layer includes evaporation depositing at an approximate substrate temperature range of 150 - 400 °C.

19. The method of claim 14, wherein oxidizing the metal layer includes oxidizing at a temperature of approximately 400 °C.

20. The method of claim 14, wherein oxidizing the metal layer includes oxidizing with atomic oxygen.

21. The method of claim 14, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O₂) mixed plasma process.

22. (Amended) A method of forming a memory array, comprising:
forming a number of access transistors, comprising:

Sub
CA
cont

forming first and second source/drain regions;
forming a body region between the first and second source/drain regions;
evaporation depositing a metal layer on the body region using a substantially thermal process, the metal being chosen from the group IVB elements of the periodic table;
oxidizing the metal layer to form a metal oxide layer on the body region;
coupling a gate to the metal oxide layer;
forming a number of wordlines coupled to a number of the gates of the number of access transistors;
forming a number of sourcelines coupled to a number of the first source/drain regions of the number of access transistors; and
forming a number of bitlines coupled to a number of the second source/drain regions of the number of access transistors.

B1

23. The method of claim 22, wherein evaporation depositing the metal layer includes evaporation depositing a zirconium layer.

24. The method of claim 22, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.

Sub
CS7

25. The method of claim 24, wherein electron beam evaporation depositing the metal layer includes electron beam evaporation of a 99.9999% pure metal target material.

26. The method of claim 22, wherein evaporation depositing the metal layer includes evaporation depositing at an approximate substrate temperature range of 150 - 400 °C.

27. The method of claim 22, wherein oxidizing the metal layer includes oxidizing at a temperature of approximately 400 °C.

Sub
C5
cont

28. The method of claim 22, wherein oxidizing the metal layer includes oxidizing with atomic oxygen.

29. The method of claim 22, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O₂) mixed plasma process.

B1

30.(Amended) A method of forming an information handling system, comprising:

forming a processor;

forming a memory array, comprising:

forming a number of access transistors, comprising:

forming first and second source/drain regions;

forming a body region between the first and second source/drain regions;

evaporation depositing a metal layer on the body region using a substantially thermal process, the metal being chosen from the group IVB elements of the periodic table;

oxidizing the metal layer to form a metal oxide layer on the body region;

coupling a gate to the metal oxide layer;

forming a number of wordlines coupled to a number of the gates of the number of access transistors;

forming a number of sourcelines coupled to a number of the first source/drain regions of the number of access transistors;

forming a number of bitlines coupled to a number of the second source/drain regions of the number of access transistors; and

forming a system bus that couples the processor to the memory array.

31. The method of claim 30, wherein evaporation depositing the metal layer includes evaporation depositing a zirconium layer.

32. The method of claim 30, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.

SUB
DS7 33. The method of claim 32, wherein electron beam evaporation depositing the metal layer includes electron beam evaporation of a 99.9999% pure metal target material.

B1 34. The method of claim 30, wherein evaporation depositing the metal layer includes evaporation depositing at an approximate substrate temperature range of 150 - 400 °C.

35. The method of claim 30, wherein oxidizing the metal layer includes oxidizing at a temperature of approximately 400 °C.

36. The method of claim 30, wherein oxidizing the metal layer includes oxidizing with atomic oxygen.

37. The method of claim 30, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O₂) mixed plasma process.

SUB
C67
B2 51. (Amended) A transistor formed by the process, comprising:
forming a body region coupled between a first source/drain region and a second source/drain region;
evaporation depositing a metal layer on the body region using a substantially thermal process, the metal being chosen from the group IVB elements of the periodic table;
oxidizing the metal layer to form a metal oxide layer on the body region; and
coupling a gate to the metal oxide layer.

Sub
C6
Cont

52. The transistor of claim 51, wherein evaporation depositing the metal layer includes evaporation depositing a zirconium layer.

53. The transistor of claim 51, wherein evaporation depositing the metal layer includes evaporation depositing by electron beam evaporation.

B2
Sub
C7

54. The method of claim 51, wherein oxidizing the metal layer includes oxidizing using a krypton (Kr)/oxygen (O₂) mixed plasma process.

55. A method of forming a gate oxide on a transistor body region, comprising:
electron beam evaporation depositing a metal layer on the body region, the metal being chosen from the group IVB elements of the periodic table; and
oxidizing the metal layer to form a metal oxide layer on the body region.

56. The method of claim 55, wherein oxidizing the metal layer includes oxidizing a metal layer to form an oxide with a conduction band offset in a range of approximately 5.16 eV to 7.8 eV.
